Parameterized serial router with cycle-compatible SystemVerilog RTL, reusable UVM 1.2 verification, assertions, coverage closure, differential testing, and mutation analysis.
router mutation-testing systemverilog uvm digital-design questa hardware-verification rtl-design functional-coverage systemverilog-assertions uvm-1-2
-
Updated
Jul 14, 2026 - SystemVerilog