SystemVerilog implementation of RISC-V RV32IM & custom packed SIMD ISA as 5-stage single-issue CPU core with branch predictor and L1 caches, tied up in lockstep with ISA sim over DPI for verification
C++ Instruction Set Simulator for RISC-V RV32IMC & custom packed SIMD ISA with cache and branch predictor models, C/ASM workloads, and Python analysis tools
This package is centered around a virtual cpu (vcpu in short). The vcpu executes bytecode compiled with the Script Execution Unity Component that is included in the package. The vcpu has a basic ALU providing simple instructions for arithmetic operations, jumps and conditional jumps. The vcpu has 16 General Purpose and 1 flag register
⛵️ A statically-typed, compiled programming language targeting a custom 16-bit ARM-like CPU architecture.
An 8-bit CPU with a custom ISA, designed from scratch in Verilog, and its complete assembler toolchain developed in C++.
Assember for Computer Organization Course Mini Project
Emulator for Computer Organization Course Mini Project
A custom 16-bit MIPS-inspired processor built in Logisim, featuring a unique instruction set, ALU, register file, and memory components. Designed for educational purposes and low-level computing exploration.
Add a description, image, and links to the custom-isa topic page so that developers can more easily learn about it.
To associate your repository with the custom-isa topic, visit your repo's landing page and select "manage topics."