Search results

VPR generates warnings about missing timing in testarch

Status: Open.

#166 In chipsalliance/python-fpga-interchange;

· sh-mcu8apps opened on Feb 28, 2024

AttributeError when converts IF to json

Status: Open.

#162 In chipsalliance/python-fpga-interchange;

· zhilix opened on Jun 28, 2022

FASM generators: add LUTRAM support for xc7

Status: Open.

#128 In chipsalliance/python-fpga-interchange;

· acomodi opened on Oct 1, 2021

Issues trying to create YAML device file from example

Status: Open.

#117 In chipsalliance/python-fpga-interchange;

· clavin-xlnx opened on Aug 5, 2021

XDC constraints attributes on cells/ports missing from the netlists

Status: Open.

#109 In chipsalliance/python-fpga-interchange;

· acomodi opened on Jul 12, 2021

Add support to emit VTR XML architecture file

Status: Open.

#101 In chipsalliance/python-fpga-interchange;

· acomodi opened on Jun 16, 2021

Allow patching of lists

Status: Open.

#82 In chipsalliance/python-fpga-interchange;

· gatecat opened on May 10, 2021

Allow patching of StringIdx values

enhancementNew feature or requestNew feature or request

Status: Open.

#81 In chipsalliance/python-fpga-interchange;

· gatecat opened on May 10, 2021

Add FASM generator testing

Status: Open.

#79 In chipsalliance/python-fpga-interchange;

· acomodi opened on Apr 30, 2021

Cleaner nextpnr BBA generation

enhancementNew feature or requestNew feature or request

Status: Open.

#66 In chipsalliance/python-fpga-interchange;

· gatecat opened on Apr 23, 2021

Invalid DCP when the BUFG route-thru is used

Status: Open.

#61 In chipsalliance/python-fpga-interchange;

· acomodi opened on Apr 12, 2021

Replace local license checks with the SymbiFlow/actions/checks@main action

Status: Open.

#59 In chipsalliance/python-fpga-interchange;

· mithro opened on Apr 11, 2021