Skip to content
View ayoub-ac's full-sized avatar
  • Spain

Block or report ayoub-ac

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. aes128-fpga-core aes128-fpga-core Public

    AES-128 IP core in SystemVerilog. FIPS-197 compliant, dual-licensed, with secure (DPA-resistant) and pipelined variants.

    C++ 1

  2. keccak-fpga-core keccak-fpga-core Public

    Keccak/SHA-3 family IP core in SystemVerilog. FIPS-202 + Ethereum Keccak-256 compliant, dual-licensed.

    SystemVerilog 1

  3. cryptopals-c cryptopals-c Public

    Cryptopals Crypto Challenges - Sets 1, 2, 3 in C

    C

  4. aes256-fpga-core aes256-fpga-core Public

    AES-256 FPGA IP core in SystemVerilog. FIPS-197 compliant, NIST-validated, dual-licensed.

    C++

  5. sha256-fpga-core sha256-fpga-core Public

    SHA-256 + HMAC-SHA-256 hash IP cores in SystemVerilog. FIPS-180-4 + RFC 4231 compliant.

    C++

  6. chacha20poly1305-fpga-core chacha20poly1305-fpga-core Public

    ChaCha20-Poly1305 AEAD IP core in SystemVerilog. RFC 8439 compliant, dual-licensed.

    C++