Popular repositories Loading
-
aes128-fpga-core
aes128-fpga-core PublicAES-128 IP core in SystemVerilog. FIPS-197 compliant, dual-licensed, with secure (DPA-resistant) and pipelined variants.
C++ 1
-
keccak-fpga-core
keccak-fpga-core PublicKeccak/SHA-3 family IP core in SystemVerilog. FIPS-202 + Ethereum Keccak-256 compliant, dual-licensed.
SystemVerilog 1
-
-
aes256-fpga-core
aes256-fpga-core PublicAES-256 FPGA IP core in SystemVerilog. FIPS-197 compliant, NIST-validated, dual-licensed.
C++
-
sha256-fpga-core
sha256-fpga-core PublicSHA-256 + HMAC-SHA-256 hash IP cores in SystemVerilog. FIPS-180-4 + RFC 4231 compliant.
C++
-
chacha20poly1305-fpga-core
chacha20poly1305-fpga-core PublicChaCha20-Poly1305 AEAD IP core in SystemVerilog. RFC 8439 compliant, dual-licensed.
C++
If the problem persists, check the GitHub status page or contact support.