Popular repositories Loading
-
FPGA-Waveform-Generator-Using-BRAM-Verilog-ZedBoard-
FPGA-Waveform-Generator-Using-BRAM-Verilog-ZedBoard- PublicA BRAM-based digital function generator implemented in Verilog on the ZedBoard. Generates sine, square, triangular, and sawtooth waveforms using BRAM lookup tables.
-
Voltage-Biased-Operational-Transconductance-Amplifier-using-Synopsys-Hspice
Voltage-Biased-Operational-Transconductance-Amplifier-using-Synopsys-Hspice PublicDesigned and characterized voltage biased operational Transconductance Amplifier (OTA) using Synopsys Hspice for well defined transconductance(Gm) and low power applications
-
Verilog_Library
Verilog_Library PublicForked from MrAbhi19/OpenSiliconHub
Reusable parameterized Verilog modules with testbenches, waveforms, and community-driven contributions. Topics verilog
Verilog 1
-
Implementation-of-Pipelined-RISC-V-processor-with-PS-PL-loader-on-Zynq-7010
Implementation-of-Pipelined-RISC-V-processor-with-PS-PL-loader-on-Zynq-7010 PublicA fully functional 32‑bit pipelined RISC‑V processor implementing the RV32I base integer instruction set. The core runs on the Edge Z7 FPGA board (Xilinx Zynq‑7010) and features hardware forwarding…
-
-
4-bit-Arithmetic-and-Logic-Unit-on-Bread-Board
4-bit-Arithmetic-and-Logic-Unit-on-Bread-Board PublicDesigned and implemented a 4-bit Arithmetic and Logic Unit using TTL logic ICs (7486, 74283, 74151)..
If the problem persists, check the GitHub status page or contact support.