Disassembler: Support special (non-standard) encodings (widening FP ops)#96
Open
a4lg wants to merge 2 commits into
Open
Disassembler: Support special (non-standard) encodings (widening FP ops)#96a4lg wants to merge 2 commits into
a4lg wants to merge 2 commits into
Conversation
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
3 times, most recently
from
December 2, 2022 03:27
2c13c79 to
3ff6861
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
4 times, most recently
from
December 11, 2022 06:32
14525e5 to
0d97040
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
5 times, most recently
from
December 25, 2022 02:53
3908ce7 to
0e1a658
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
4 times, most recently
from
December 29, 2022 07:50
424d58a to
0543524
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
6 times, most recently
from
January 7, 2023 02:33
f751871 to
51b4491
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
3 times, most recently
from
January 16, 2023 08:39
537778d to
bd15d54
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
3 times, most recently
from
January 26, 2023 01:32
43c6a34 to
bf83caa
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
3 times, most recently
from
February 8, 2023 05:34
9def8bd to
ec8d399
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
from
February 15, 2023 04:34
ec8d399 to
db050ed
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
from
March 1, 2023 10:46
db050ed to
d87c151
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
from
March 16, 2023 03:02
d87c151 to
962b2ce
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
2 times, most recently
from
August 1, 2023 03:40
bba490f to
80097fa
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
8 times, most recently
from
August 8, 2023 04:11
e36b59b to
c0180e6
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
3 times, most recently
from
August 15, 2023 06:37
046fbe6 to
9e97e7d
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
from
August 15, 2023 07:27
9e97e7d to
dea6005
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
4 times, most recently
from
September 7, 2023 09:35
5c0247e to
776f71f
Compare
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
2 times, most recently
from
October 19, 2023 03:17
7b801ac to
0f8da16
Compare
This commit reorganizes and adds testcases to invalid rounding mode operand test. gas/ChangeLog: * testsuite/gas/riscv/rounding-fail.s: Enhance test cases. * testsuite/gas/riscv/rounding-fail.l: Likewise.
This commit adds support for rounding modes on widening instructions to the assembler/disassembler. On the disassembler, non-default rounding mode is displayed when "no-aliases" option is given or the rounding mode itself is invalid. On the assembler, specifying such rounding modes is prohibited unless we have supported in the past. gas/ChangeLog: * config/tc-riscv.c (validate_riscv_insn): Add rounding mode support to widening instructions. (riscv_ip): Likewise. * testsuite/gas/riscv/rounding-dis-widening.d: New disasm test. * testsuite/gas/riscv/rounding-dis-widening.s: Likewise. * testsuite/gas/riscv/rounding-dis-widening-na.d: Likewise. * testsuite/gas/riscv/rounding-fail.d: Add testcases for widening instructions. * testsuite/gas/riscv/rounding-fail.l: Likewise. * testsuite/gas/riscv/rounding-fail.s: Likewise. * testsuite/gas/riscv/rounding-fcvt.q.l.d: New test. * testsuite/gas/riscv/rounding-fcvt.q.l.l: Likewise. * testsuite/gas/riscv/rounding-fcvt.q.l.s: Likewise. * testsuite/gas/riscv/rounding-fcvt.q.l-na.d: Likewise. opcodes/ChangeLog: * riscv-dis.c (print_insn_args): Add rounding mode support to widening instructions. * riscv-opc.c (riscv_opcodes): Use new operand types. Idea-by: Tsukasa OI <[email protected]> Idea-by: S Pawan Kumar <[email protected]>
a4lg
force-pushed
the
riscv-dis-support-special-encodings-1
branch
from
October 19, 2023 07:01
0f8da16 to
64280c1
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Wiki Page (details): https://github.com/a4lg/binutils-gdb/wiki/riscv_dis_support_special_encodings_1