Skip to content
View MalakM15's full-sized avatar
  • Birzeit University
  • Ramallah, Palestine

Block or report MalakM15

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Furniture-Store-Database Furniture-Store-Database Public

    Web-based furniture store management system with multi-role access, order processing, inventory tracking, and sales analytics. Built with Python Flask, MySQL, HTML/CSS/JavaScript.

    HTML 1

  2. Bin-Packing-Problem-Solution-Using-MIPS-Assembly- Bin-Packing-Problem-Solution-Using-MIPS-Assembly- Public

    implementing a Bin Packing Solver using MIPS assembly language. The goal is to pack a list of items into the minimum number of bins using two heuristic approaches: First Fit (FF) and Best Fit (BF)…

    Assembly

  3. Optimization-Strategies-for-Local-Package-Delivery-Operations- Optimization-Strategies-for-Local-Package-Delivery-Operations- Public

    The goal is to apply simulated annealing and genetic algorithms to efficiently manage delivery routes and resource allocation, minimizing operational costs.

    Python

  4. OS-multithreading-and-multiprocessing OS-multithreading-and-multiprocessing Public

    comparing three approaches—naïve, multithreading, and multiprocessing—for counting the most frequent words in the enwik8 dataset.

    C

  5. NetworkFirstProj_Socket-Programming NetworkFirstProj_Socket-Programming Public

    Python

  6. Pipeline-32-bit-RISC-Processor Pipeline-32-bit-RISC-Processor Public

    A 5-stage, 32-bit pipelined RISC processor in Verilog, featuring a single-format ISA (arithmetic, logical, memory, and control-flow ops) and verified via simulation.

    Verilog