Skip to content

New: Combine MOT Timing with EIT gen #12

Open
Open
New: Combine MOT Timing with EIT gen#12
Labels
FPGA
@sid137

Description

@sid137
sid137
opened on Oct 9, 2009

Add gates from B-field to EIT signals, so that it only runs when teh B field is down

Metadata

Metadata

Assignees

No one assigned

    Labels

    FPGA

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions