PythonPrograms/rcs_bxsx_extract.txt at master · VijayalakshmiVJ/PythonPrograms · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Version history of module RCS_BXSX.PAC 31.27-0
FROZEN 01-JUN-2017 TLINDGRE
COMPONENT NAME  : RCS_BXSX.PAC 31.26-0 --> 31.27-0 CHANGED BY: TLINDGRE
RESPONSIBILITY  : RBHO
REQUIRED ENV    : SGENV 9.16-1
REQUIRED SW     : ASBSC18A
3RD PARTY SW    : -
EFFECTS ON HW   : -
EFFECTS ON DOC  : -
WARMING COMPAT. : YES

MML INTERFACE
CHANGED         : NO

CHANGES:

  CHANGE NR     : 1
  CHANGE TYPE   : V
  REFERENCE     : Case comp_osc_05
  EXTERNAL DSCR :
                  AMR related lower limit checking is missing.
  INTERNAL DSCR :
                  Routine comp_osc_ho_tres_values. Added AMR related lower

                   limit checking.


                  Changed module:

                  RCSH03SX.C
  TESTS DONE    :
                  OK

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Version history of module RCS_BXSX.PAC 31.26-0
FROZEN 01-JUN-2017 TLINDGRE
COMPONENT NAME  : RCS_BXSX.PAC 31.25-0 --> 31.26-0 CHANGED BY: TLINDGRE
RESPONSIBILITY  : RBHO
REQUIRED ENV    : SGENV 9.16-1
REQUIRED SW     : ASBSC18A
3RD PARTY SW    : -
EFFECTS ON HW   : -
EFFECTS ON DOC  : -
WARMING COMPAT. : YES

MML INTERFACE
CHANGED         : NO

CHANGES:

  CHANGE NR     : 1
  CHANGE TYPE   : V
  REFERENCE     : Case comp_osc_05
  EXTERNAL DSCR :
                  AMR related lower limit checking is missing.

  INTERNAL DSCR :
                  Routine comp_osc_ho_tres_values. Added AMR related lower

                   limit checking.


                  Changed module:

                  RCSH03SX.C
  TESTS DONE    :
                  OK