|
110 | 110 | ranges; |
111 | 111 | compatible = "simple-bus"; |
112 | 112 |
|
| 113 | + i2c0: i2c@300000 { |
| 114 | + compatible = "mobileye,eyeq5-i2c", "arm,primecell"; |
| 115 | + reg = <0 0x300000 0x0 0x1000>; |
| 116 | + interrupt-parent = <&gic>; |
| 117 | + interrupts = <GIC_SHARED 1 IRQ_TYPE_LEVEL_HIGH>; |
| 118 | + clock-frequency = <400000>; /* Fast mode */ |
| 119 | + #address-cells = <1>; |
| 120 | + #size-cells = <0>; |
| 121 | + clocks = <&olb 35>, <&olb EQ5C_PER_I2C>; |
| 122 | + clock-names = "i2cclk", "apb_pclk"; |
| 123 | + resets = <&olb 0 13>; |
| 124 | + i2c-transfer-timeout-us = <10000>; |
| 125 | + mobileye,olb = <&olb 0>; |
| 126 | + }; |
| 127 | + |
| 128 | + i2c1: i2c@400000 { |
| 129 | + compatible = "mobileye,eyeq5-i2c", "arm,primecell"; |
| 130 | + reg = <0 0x400000 0x0 0x1000>; |
| 131 | + interrupt-parent = <&gic>; |
| 132 | + interrupts = <GIC_SHARED 2 IRQ_TYPE_LEVEL_HIGH>; |
| 133 | + clock-frequency = <400000>; /* Fast mode */ |
| 134 | + #address-cells = <1>; |
| 135 | + #size-cells = <0>; |
| 136 | + clocks = <&olb 35>, <&olb EQ5C_PER_I2C>; |
| 137 | + clock-names = "i2cclk", "apb_pclk"; |
| 138 | + resets = <&olb 0 14>; |
| 139 | + i2c-transfer-timeout-us = <10000>; |
| 140 | + mobileye,olb = <&olb 1>; |
| 141 | + }; |
| 142 | + |
| 143 | + i2c2: i2c@500000 { |
| 144 | + compatible = "mobileye,eyeq5-i2c", "arm,primecell"; |
| 145 | + reg = <0 0x500000 0x0 0x1000>; |
| 146 | + interrupt-parent = <&gic>; |
| 147 | + interrupts = <GIC_SHARED 3 IRQ_TYPE_LEVEL_HIGH>; |
| 148 | + clock-frequency = <400000>; /* Fast mode */ |
| 149 | + #address-cells = <1>; |
| 150 | + #size-cells = <0>; |
| 151 | + clocks = <&olb 35>, <&olb EQ5C_PER_I2C>; |
| 152 | + clock-names = "i2cclk", "apb_pclk"; |
| 153 | + resets = <&olb 0 15>; |
| 154 | + i2c-transfer-timeout-us = <10000>; |
| 155 | + mobileye,olb = <&olb 2>; |
| 156 | + }; |
| 157 | + |
| 158 | + i2c3: i2c@600000 { |
| 159 | + compatible = "mobileye,eyeq5-i2c", "arm,primecell"; |
| 160 | + reg = <0 0x600000 0x0 0x1000>; |
| 161 | + interrupt-parent = <&gic>; |
| 162 | + interrupts = <GIC_SHARED 4 IRQ_TYPE_LEVEL_HIGH>; |
| 163 | + clock-frequency = <400000>; /* Fast mode */ |
| 164 | + #address-cells = <1>; |
| 165 | + #size-cells = <0>; |
| 166 | + clocks = <&olb 35>, <&olb EQ5C_PER_I2C>; |
| 167 | + clock-names = "i2cclk", "apb_pclk"; |
| 168 | + resets = <&olb 0 16>; |
| 169 | + i2c-transfer-timeout-us = <10000>; |
| 170 | + mobileye,olb = <&olb 3>; |
| 171 | + }; |
| 172 | + |
| 173 | + i2c4: i2c@700000 { |
| 174 | + compatible = "mobileye,eyeq5-i2c", "arm,primecell"; |
| 175 | + reg = <0 0x700000 0x0 0x1000>; |
| 176 | + interrupt-parent = <&gic>; |
| 177 | + interrupts = <GIC_SHARED 5 IRQ_TYPE_LEVEL_HIGH>; |
| 178 | + clock-frequency = <400000>; /* Fast mode */ |
| 179 | + #address-cells = <1>; |
| 180 | + #size-cells = <0>; |
| 181 | + clocks = <&olb 35>, <&olb EQ5C_PER_I2C>; |
| 182 | + clock-names = "i2cclk", "apb_pclk"; |
| 183 | + resets = <&olb 0 17>; |
| 184 | + i2c-transfer-timeout-us = <10000>; |
| 185 | + mobileye,olb = <&olb 4>; |
| 186 | + }; |
| 187 | + |
113 | 188 | uart0: serial@800000 { |
114 | 189 | compatible = "arm,pl011", "arm,primecell"; |
115 | 190 | reg = <0 0x800000 0x0 0x1000>; |
|
178 | 253 | clocks = <&olb EQ5C_CPU_CORE0>; |
179 | 254 | }; |
180 | 255 | }; |
| 256 | + |
| 257 | + emmc: mmc@2200000 { |
| 258 | + compatible = "mobileye,eyeq-sd4hc", "cdns,sd4hc"; |
| 259 | + reg = <0 0x2200000 0x0 0x1000>; |
| 260 | + interrupt-parent = <&gic>; |
| 261 | + interrupts = <GIC_SHARED 10 IRQ_TYPE_LEVEL_HIGH>; |
| 262 | + clocks = <&olb EQ5C_PER_EMMC>; |
| 263 | + bus-width = <8>; |
| 264 | + max-frequency = <200000000>; |
| 265 | + mmc-ddr-1_8v; |
| 266 | + sd-uhs-ddr50; |
| 267 | + mmc-hs200-1_8v; |
| 268 | + mmc-hs400-1_8v; |
| 269 | + mmc-hs400-enhanced-strobe; |
| 270 | + |
| 271 | + cdns,phy-input-delay-legacy = <4>; |
| 272 | + cdns,phy-input-delay-mmc-highspeed = <2>; |
| 273 | + cdns,phy-input-delay-mmc-ddr = <3>; |
| 274 | + cdns,phy-dll-delay-sdclk = <32>; |
| 275 | + cdns,phy-dll-delay-sdclk-hsmmc = <32>; |
| 276 | + cdns,phy-dll-delay-strobe = <32>; |
| 277 | + }; |
| 278 | + |
| 279 | + gpio0: gpio@1400000 { |
| 280 | + compatible = "mobileye,eyeq5-gpio"; |
| 281 | + reg = <0x0 0x1400000 0x0 0x1000>; |
| 282 | + gpio-bank = <0>; |
| 283 | + ngpios = <29>; |
| 284 | + interrupt-parent = <&gic>; |
| 285 | + interrupts = <GIC_SHARED 14 IRQ_TYPE_LEVEL_HIGH>; |
| 286 | + gpio-controller; |
| 287 | + #gpio-cells = <2>; |
| 288 | + gpio-ranges = <&olb 0 0 29>; |
| 289 | + interrupt-controller; |
| 290 | + #interrupt-cells = <2>; |
| 291 | + resets = <&olb 0 26>; |
| 292 | + }; |
| 293 | + |
| 294 | + gpio1: gpio@1500000 { |
| 295 | + compatible = "mobileye,eyeq5-gpio"; |
| 296 | + reg = <0x0 0x1500000 0x0 0x1000>; |
| 297 | + gpio-bank = <1>; |
| 298 | + ngpios = <23>; |
| 299 | + interrupt-parent = <&gic>; |
| 300 | + interrupts = <GIC_SHARED 14 IRQ_TYPE_LEVEL_HIGH>; |
| 301 | + gpio-controller; |
| 302 | + #gpio-cells = <2>; |
| 303 | + gpio-ranges = <&olb 0 29 23>; |
| 304 | + interrupt-controller; |
| 305 | + #interrupt-cells = <2>; |
| 306 | + resets = <&olb 0 26>; |
| 307 | + }; |
181 | 308 | }; |
182 | 309 | }; |
183 | 310 |
|
|
0 commit comments