Skip to content

Commit a3f3465

Browse files
Fabrizio Castrogeertu
authored andcommitted
arm64: dts: renesas: r9a09g057: Remove wdt{0,2,3} nodes
The HW user manual for the Renesas RZ/V2H(P) SoC (a.k.a r9a09g057) states that only WDT1 is supposed to be accessed by the CA55 cores. WDT0 is supposed to be used by the CM33 core, WDT2 is supposed to be used by the CR8 core 0, and WDT3 is supposed to be used by the CR8 core 1. Remove wdt{0,2,3} from the SoC specific device tree to make it compliant with the specification from the HW manual. This change is harmless as there are currently no users of the wdt{0,2,3} device tree nodes, only the wdt1 node is actually used. Fixes: 0951054 ("arm64: dts: renesas: r9a09g057: Add WDT0-WDT3 nodes") Signed-off-by: Fabrizio Castro <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Link: https://patch.msgid.link/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
1 parent 5c03465 commit a3f3465

1 file changed

Lines changed: 0 additions & 30 deletions

File tree

arch/arm64/boot/dts/renesas/r9a09g057.dtsi

Lines changed: 0 additions & 30 deletions
Original file line numberDiff line numberDiff line change
@@ -581,16 +581,6 @@
581581
status = "disabled";
582582
};
583583

584-
wdt0: watchdog@11c00400 {
585-
compatible = "renesas,r9a09g057-wdt";
586-
reg = <0 0x11c00400 0 0x400>;
587-
clocks = <&cpg CPG_MOD 0x4b>, <&cpg CPG_MOD 0x4c>;
588-
clock-names = "pclk", "oscclk";
589-
resets = <&cpg 0x75>;
590-
power-domains = <&cpg>;
591-
status = "disabled";
592-
};
593-
594584
wdt1: watchdog@14400000 {
595585
compatible = "renesas,r9a09g057-wdt";
596586
reg = <0 0x14400000 0 0x400>;
@@ -601,26 +591,6 @@
601591
status = "disabled";
602592
};
603593

604-
wdt2: watchdog@13000000 {
605-
compatible = "renesas,r9a09g057-wdt";
606-
reg = <0 0x13000000 0 0x400>;
607-
clocks = <&cpg CPG_MOD 0x4f>, <&cpg CPG_MOD 0x50>;
608-
clock-names = "pclk", "oscclk";
609-
resets = <&cpg 0x77>;
610-
power-domains = <&cpg>;
611-
status = "disabled";
612-
};
613-
614-
wdt3: watchdog@13000400 {
615-
compatible = "renesas,r9a09g057-wdt";
616-
reg = <0 0x13000400 0 0x400>;
617-
clocks = <&cpg CPG_MOD 0x51>, <&cpg CPG_MOD 0x52>;
618-
clock-names = "pclk", "oscclk";
619-
resets = <&cpg 0x78>;
620-
power-domains = <&cpg>;
621-
status = "disabled";
622-
};
623-
624594
rtc: rtc@11c00800 {
625595
compatible = "renesas,r9a09g057-rtca3", "renesas,rz-rtca3";
626596
reg = <0 0x11c00800 0 0x400>;

0 commit comments

Comments
 (0)