Skip to content

Commit 67f386b

Browse files
Akhila-YSclaudiubeznea
authored andcommitted
dt-bindings: arm: microchip,sam9x60-pit64b : convert to DT schema
Convert Atmel Periodic interval timer of 64bit (PIT64b) binding to YAML format. Changes during conversion: - Add missing compatible "microchip,sama7g5-pit64b" along with a fallback compatible "microchip,sam9x60-pit64b". Acked-by: Conor Dooley <[email protected]> Signed-off-by: Akhila YS <[email protected]> Link: https://lore.kernel.org/r/[email protected] [claudiu.beznea: alphanumerically sort the enum entries] Signed-off-by: Claudiu Beznea <[email protected]>
1 parent 5f3acf8 commit 67f386b

2 files changed

Lines changed: 68 additions & 8 deletions

File tree

Documentation/devicetree/bindings/arm/atmel-sysregs.txt

Lines changed: 0 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,5 @@
11
Atmel system registers
22

3-
PIT64B Timer required properties:
4-
- compatible: Should be "microchip,sam9x60-pit64b" or
5-
"microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b"
6-
"microchip,sama7d65-pit64b", "microchip,sam9x60-pit64b"
7-
- reg: Should contain registers location and length
8-
- interrupts: Should contain interrupt for PIT64B timer
9-
- clocks: Should contain the available clock sources for PIT64B timer.
10-
113
System Timer (ST) required properties:
124
- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd"
135
- reg: Should contain registers location and length
Lines changed: 68 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,68 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/arm/microchip,sam9x60-pit64b.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Microchip PIT64B 64-bit Periodic Interval Timer
8+
9+
maintainers:
10+
- Nicolas Ferre <[email protected]>
11+
- Claudiu Beznea <[email protected]>
12+
13+
description:
14+
The Microchip PIT64B is a 64-bit periodic interval timer used in
15+
several modern Microchip ARM SoCs including SAM9X60, SAM9X7 and
16+
SAMA7D65 families. It provides extended timing range, flexible
17+
clock selection and supports both periodic and one-shot interrupt
18+
generation modes.
19+
20+
properties:
21+
compatible:
22+
oneOf:
23+
- const: microchip,sam9x60-pit64b
24+
- items:
25+
- enum:
26+
- microchip,sam9x7-pit64b
27+
- microchip,sama7d65-pit64b
28+
- microchip,sama7g5-pit64b
29+
- const: microchip,sam9x60-pit64b
30+
31+
reg:
32+
maxItems: 1
33+
34+
interrupts:
35+
maxItems: 1
36+
37+
clocks:
38+
minItems: 1
39+
maxItems: 2
40+
41+
clock-names:
42+
minItems: 1
43+
maxItems: 2
44+
items:
45+
enum:
46+
- pclk
47+
- gclk
48+
49+
required:
50+
- compatible
51+
- reg
52+
- interrupts
53+
- clocks
54+
55+
unevaluatedProperties: false
56+
57+
examples:
58+
- |
59+
#include <dt-bindings/interrupt-controller/irq.h>
60+
#include <dt-bindings/clock/at91.h>
61+
timer@f0028000 {
62+
compatible = "microchip,sama7g5-pit64b", "microchip,sam9x60-pit64b";
63+
reg = <0xf0028000 0x100>;
64+
interrupts = <37 IRQ_TYPE_LEVEL_HIGH 7>;
65+
clocks = <&pmc PMC_TYPE_PERIPHERAL 37>, <&pmc PMC_TYPE_GCK 37>;
66+
clock-names = "pclk", "gclk";
67+
};
68+
...

0 commit comments

Comments
 (0)