Skip to content

Commit 1f76689

Browse files
prabhakarladgeertu
prabhakarlad
authored and
geertu
committed
clk: renesas: r9a09g056: Add entries for RSCIs
Add clock and reset entries for the RSCI IPs. Signed-off-by: Lad Prabhakar <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Link: https://patch.msgid.link/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
1 parent d8921e4 commit 1f76689

1 file changed

Lines changed: 126 additions & 0 deletions

File tree

‎drivers/clk/renesas/r9a09g056-cpg.c‎

Lines changed: 126 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -46,6 +46,9 @@ enum clk_ids {
4646
CLK_PLLCLN_DIV2,
4747
CLK_PLLCLN_DIV8,
4848
CLK_PLLCLN_DIV16,
49+
CLK_PLLCLN_DIV64,
50+
CLK_PLLCLN_DIV256,
51+
CLK_PLLCLN_DIV1024,
4952
CLK_PLLDTY_ACPU,
5053
CLK_PLLDTY_ACPU_DIV2,
5154
CLK_PLLDTY_ACPU_DIV4,
@@ -180,6 +183,9 @@ static const struct cpg_core_clk r9a09g056_core_clks[] __initconst = {
180183
DEF_FIXED(".pllcln_div2", CLK_PLLCLN_DIV2, CLK_PLLCLN, 1, 2),
181184
DEF_FIXED(".pllcln_div8", CLK_PLLCLN_DIV8, CLK_PLLCLN, 1, 8),
182185
DEF_FIXED(".pllcln_div16", CLK_PLLCLN_DIV16, CLK_PLLCLN, 1, 16),
186+
DEF_FIXED(".pllcln_div64", CLK_PLLCLN_DIV64, CLK_PLLCLN, 1, 64),
187+
DEF_FIXED(".pllcln_div256", CLK_PLLCLN_DIV256, CLK_PLLCLN, 1, 256),
188+
DEF_FIXED(".pllcln_div1024", CLK_PLLCLN_DIV1024, CLK_PLLCLN, 1, 1024),
183189

184190
DEF_DDIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY, CDDIV0_DIVCTL2, dtable_2_64),
185191
DEF_FIXED(".plldty_acpu_div2", CLK_PLLDTY_ACPU_DIV2, CLK_PLLDTY_ACPU, 1, 2),
@@ -281,6 +287,106 @@ static const struct rzv2h_mod_clk r9a09g056_mod_clks[] __initconst = {
281287
BUS_MSTOP(5, BIT(13))),
282288
DEF_MOD("wdt_3_clk_loco", CLK_QEXTAL, 5, 2, 2, 18,
283289
BUS_MSTOP(5, BIT(13))),
290+
DEF_MOD("rsci0_pclk", CLK_PLLCLN_DIV16, 5, 13, 2, 29,
291+
BUS_MSTOP(11, BIT(3))),
292+
DEF_MOD("rsci0_tclk", CLK_PLLCLN_DIV16, 5, 14, 2, 30,
293+
BUS_MSTOP(11, BIT(3))),
294+
DEF_MOD("rsci0_ps_ps3_n", CLK_PLLCLN_DIV1024, 5, 15, 2, 31,
295+
BUS_MSTOP(11, BIT(3))),
296+
DEF_MOD("rsci0_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 0, 3, 0,
297+
BUS_MSTOP(11, BIT(3))),
298+
DEF_MOD("rsci0_ps_ps1_n", CLK_PLLCLN_DIV64, 6, 1, 3, 1,
299+
BUS_MSTOP(11, BIT(3))),
300+
DEF_MOD("rsci1_pclk", CLK_PLLCLN_DIV16, 6, 2, 3, 2,
301+
BUS_MSTOP(11, BIT(4))),
302+
DEF_MOD("rsci1_tclk", CLK_PLLCLN_DIV16, 6, 3, 3, 3,
303+
BUS_MSTOP(11, BIT(4))),
304+
DEF_MOD("rsci1_ps_ps3_n", CLK_PLLCLN_DIV1024, 6, 4, 3, 4,
305+
BUS_MSTOP(11, BIT(4))),
306+
DEF_MOD("rsci1_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 5, 3, 5,
307+
BUS_MSTOP(11, BIT(4))),
308+
DEF_MOD("rsci1_ps_ps1_n", CLK_PLLCLN_DIV64, 6, 6, 3, 6,
309+
BUS_MSTOP(11, BIT(4))),
310+
DEF_MOD("rsci2_pclk", CLK_PLLCLN_DIV16, 6, 7, 3, 7,
311+
BUS_MSTOP(11, BIT(5))),
312+
DEF_MOD("rsci2_tclk", CLK_PLLCLN_DIV16, 6, 8, 3, 8,
313+
BUS_MSTOP(11, BIT(5))),
314+
DEF_MOD("rsci2_ps_ps3_n", CLK_PLLCLN_DIV1024, 6, 9, 3, 9,
315+
BUS_MSTOP(11, BIT(5))),
316+
DEF_MOD("rsci2_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 10, 3, 10,
317+
BUS_MSTOP(11, BIT(5))),
318+
DEF_MOD("rsci2_ps_ps1_n", CLK_PLLCLN_DIV64, 6, 11, 3, 11,
319+
BUS_MSTOP(11, BIT(5))),
320+
DEF_MOD("rsci3_pclk", CLK_PLLCLN_DIV16, 6, 12, 3, 12,
321+
BUS_MSTOP(11, BIT(6))),
322+
DEF_MOD("rsci3_tclk", CLK_PLLCLN_DIV16, 6, 13, 3, 13,
323+
BUS_MSTOP(11, BIT(6))),
324+
DEF_MOD("rsci3_ps_ps3_n", CLK_PLLCLN_DIV1024, 6, 14, 3, 14,
325+
BUS_MSTOP(11, BIT(6))),
326+
DEF_MOD("rsci3_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 15, 3, 15,
327+
BUS_MSTOP(11, BIT(6))),
328+
DEF_MOD("rsci3_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 0, 3, 16,
329+
BUS_MSTOP(11, BIT(6))),
330+
DEF_MOD("rsci4_pclk", CLK_PLLCLN_DIV16, 7, 1, 3, 17,
331+
BUS_MSTOP(11, BIT(7))),
332+
DEF_MOD("rsci4_tclk", CLK_PLLCLN_DIV16, 7, 2, 3, 18,
333+
BUS_MSTOP(11, BIT(7))),
334+
DEF_MOD("rsci4_ps_ps3_n", CLK_PLLCLN_DIV1024, 7, 3, 3, 19,
335+
BUS_MSTOP(11, BIT(7))),
336+
DEF_MOD("rsci4_ps_ps2_n", CLK_PLLCLN_DIV256, 7, 4, 3, 20,
337+
BUS_MSTOP(11, BIT(7))),
338+
DEF_MOD("rsci4_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 5, 3, 21,
339+
BUS_MSTOP(11, BIT(7))),
340+
DEF_MOD("rsci5_pclk", CLK_PLLCLN_DIV16, 7, 6, 3, 22,
341+
BUS_MSTOP(11, BIT(8))),
342+
DEF_MOD("rsci5_tclk", CLK_PLLCLN_DIV16, 7, 7, 3, 23,
343+
BUS_MSTOP(11, BIT(8))),
344+
DEF_MOD("rsci5_ps_ps3_n", CLK_PLLCLN_DIV1024, 7, 8, 3, 24,
345+
BUS_MSTOP(11, BIT(8))),
346+
DEF_MOD("rsci5_ps_ps2_n", CLK_PLLCLN_DIV256, 7, 9, 3, 25,
347+
BUS_MSTOP(11, BIT(8))),
348+
DEF_MOD("rsci5_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 10, 3, 26,
349+
BUS_MSTOP(11, BIT(8))),
350+
DEF_MOD("rsci6_pclk", CLK_PLLCLN_DIV16, 7, 11, 3, 27,
351+
BUS_MSTOP(11, BIT(9))),
352+
DEF_MOD("rsci6_tclk", CLK_PLLCLN_DIV16, 7, 12, 3, 28,
353+
BUS_MSTOP(11, BIT(9))),
354+
DEF_MOD("rsci6_ps_ps3_n", CLK_PLLCLN_DIV1024, 7, 13, 3, 29,
355+
BUS_MSTOP(11, BIT(9))),
356+
DEF_MOD("rsci6_ps_ps2_n", CLK_PLLCLN_DIV256, 7, 14, 3, 30,
357+
BUS_MSTOP(11, BIT(9))),
358+
DEF_MOD("rsci6_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 15, 3, 31,
359+
BUS_MSTOP(11, BIT(9))),
360+
DEF_MOD("rsci7_pclk", CLK_PLLCLN_DIV16, 8, 0, 4, 0,
361+
BUS_MSTOP(11, BIT(10))),
362+
DEF_MOD("rsci7_tclk", CLK_PLLCLN_DIV16, 8, 1, 4, 1,
363+
BUS_MSTOP(11, BIT(10))),
364+
DEF_MOD("rsci7_ps_ps3_n", CLK_PLLCLN_DIV1024, 8, 2, 4, 2,
365+
BUS_MSTOP(11, BIT(10))),
366+
DEF_MOD("rsci7_ps_ps2_n", CLK_PLLCLN_DIV256, 8, 3, 4, 3,
367+
BUS_MSTOP(11, BIT(10))),
368+
DEF_MOD("rsci7_ps_ps1_n", CLK_PLLCLN_DIV64, 8, 4, 4, 4,
369+
BUS_MSTOP(11, BIT(10))),
370+
DEF_MOD("rsci8_pclk", CLK_PLLCLN_DIV16, 8, 5, 4, 5,
371+
BUS_MSTOP(11, BIT(11))),
372+
DEF_MOD("rsci8_tclk", CLK_PLLCLN_DIV16, 8, 6, 4, 6,
373+
BUS_MSTOP(11, BIT(11))),
374+
DEF_MOD("rsci8_ps_ps3_n", CLK_PLLCLN_DIV1024, 8, 7, 4, 7,
375+
BUS_MSTOP(11, BIT(11))),
376+
DEF_MOD("rsci8_ps_ps2_n", CLK_PLLCLN_DIV256, 8, 8, 4, 8,
377+
BUS_MSTOP(11, BIT(11))),
378+
DEF_MOD("rsci8_ps_ps1_n", CLK_PLLCLN_DIV64, 8, 9, 4, 9,
379+
BUS_MSTOP(11, BIT(11))),
380+
DEF_MOD("rsci9_pclk", CLK_PLLCLN_DIV16, 8, 10, 4, 10,
381+
BUS_MSTOP(11, BIT(12))),
382+
DEF_MOD("rsci9_tclk", CLK_PLLCLN_DIV16, 8, 11, 4, 11,
383+
BUS_MSTOP(11, BIT(12))),
384+
DEF_MOD("rsci9_ps_ps3_n", CLK_PLLCLN_DIV1024, 8, 12, 4, 12,
385+
BUS_MSTOP(11, BIT(12))),
386+
DEF_MOD("rsci9_ps_ps2_n", CLK_PLLCLN_DIV256, 8, 13, 4, 13,
387+
BUS_MSTOP(11, BIT(12))),
388+
DEF_MOD("rsci9_ps_ps1_n", CLK_PLLCLN_DIV64, 8, 14, 4, 14,
389+
BUS_MSTOP(11, BIT(12))),
284390
DEF_MOD("rspi_0_pclk", CLK_PLLCLN_DIV8, 5, 4, 2, 20,
285391
BUS_MSTOP(11, BIT(0))),
286392
DEF_MOD("rspi_0_pclk_sfr", CLK_PLLCLN_DIV8, 5, 5, 2, 21,
@@ -455,6 +561,26 @@ static const struct rzv2h_reset r9a09g056_resets[] __initconst = {
455561
DEF_RST(7, 6, 3, 7), /* WDT_1_RESET */
456562
DEF_RST(7, 7, 3, 8), /* WDT_2_RESET */
457563
DEF_RST(7, 8, 3, 9), /* WDT_3_RESET */
564+
DEF_RST(8, 1, 3, 18), /* RSCI0_PRESETN */
565+
DEF_RST(8, 2, 3, 19), /* RSCI0_TRESETN */
566+
DEF_RST(8, 3, 3, 20), /* RSCI1_PRESETN */
567+
DEF_RST(8, 4, 3, 21), /* RSCI1_TRESETN */
568+
DEF_RST(8, 5, 3, 22), /* RSCI2_PRESETN */
569+
DEF_RST(8, 6, 3, 23), /* RSCI2_TRESETN */
570+
DEF_RST(8, 7, 3, 24), /* RSCI3_PRESETN */
571+
DEF_RST(8, 8, 3, 25), /* RSCI3_TRESETN */
572+
DEF_RST(8, 9, 3, 26), /* RSCI4_PRESETN */
573+
DEF_RST(8, 10, 3, 27), /* RSCI4_TRESETN */
574+
DEF_RST(8, 11, 3, 28), /* RSCI5_PRESETN */
575+
DEF_RST(8, 12, 3, 29), /* RSCI5_TRESETN */
576+
DEF_RST(8, 13, 3, 30), /* RSCI6_PRESETN */
577+
DEF_RST(8, 14, 3, 31), /* RSCI6_TRESETN */
578+
DEF_RST(8, 15, 4, 0), /* RSCI7_PRESETN */
579+
DEF_RST(9, 0, 4, 1), /* RSCI7_TRESETN */
580+
DEF_RST(9, 1, 4, 2), /* RSCI8_PRESETN */
581+
DEF_RST(9, 2, 4, 3), /* RSCI8_TRESETN */
582+
DEF_RST(9, 3, 4, 4), /* RSCI9_PRESETN */
583+
DEF_RST(9, 4, 4, 5), /* RSCI9_TRESETN */
458584
DEF_RST(7, 11, 3, 12), /* RSPI_0_PRESETN */
459585
DEF_RST(7, 12, 3, 13), /* RSPI_0_TRESETN */
460586
DEF_RST(7, 13, 3, 14), /* RSPI_1_PRESETN */

0 commit comments

Comments
 (0)